PROCESSOR WITH ADVANCED STORAGE OF CALLED ADDRESSES comprises pipeline, cache memory and transition predictor. Cache memory includes storage of called addresses and storage of transit addresses
	BER N A
	2024-06-07
专利权人	MCST STOCK CO (MCST-Non-standard)
申请日期	2024-06-07
专利号	RU2832273-C1
成果简介	NOVELTY - Invention relates to microprocessor equipment, in particular to microprocessors with pipeline command processing. Proposed processor comprises pipeline, cache memory and transition predictor. Cache memory includes storage of called addresses and storage of transit addresses. Transition predictor is capable for each calling command to determine the state when the called command is to be loaded after the calling command into the pipeline. Storage of called addresses is capable of storing the called address in its unit storage structure, which identifies the unit storage structure belonging to external memory and storing the called command. Storage of called addresses is capable of storing each called address only in one of its unit storage structures. USE - Data processing. ADVANTAGE - Reduced total amount of cache memory required to store called addresses with respect to the same number of calling instructions. 3 cl, 4 dwg
IPC 分类号	G06F-012/0844 ; G06F-009/312
国家	俄罗斯
专业领域	信息技术
语种	英语
成果类型	专利
文献类型	科技成果
条目标识符	http://119.78.100.226:8889/handle/3KE4DYBR/16359
专题	中国科学院新疆生态与地理研究所
作者单位	MCST STOCK CO (MCST-Non-standard)
推荐引用方式 GB/T 7714	BER N A. PROCESSOR WITH ADVANCED STORAGE OF CALLED ADDRESSES comprises pipeline, cache memory and transition predictor. Cache memory includes storage of called addresses and storage of transit addresses. RU2832273-C1[P]. 2024.

条目包含的文件
条目无相关文件。

除非特别说明，本系统中所有内容都受版权保护，并保留所有权利。